27 lines
1018 B
Diff
27 lines
1018 B
Diff
|
From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
|
||
|
|
Date: Tue, 16 Jan 2024 03:13:38 +0200
|
||
|
|
Subject: arm64: dts: rockchip: Enable HDMI0 PHY clk provider on rk3588
|
||
|
|
|
||
|
|
The HDMI0 PHY can be used as a clock provider on RK3588, hence add the
|
||
|
|
missing #clock-cells property.
|
||
|
|
---
|
||
|
|
arch/arm64/boot/dts/rockchip/rk3588s.dtsi | 1 +
|
||
|
|
1 file changed, 1 insertion(+)
|
||
|
|
|
||
|
|
diff --git a/arch/arm64/boot/dts/rockchip/rk3588s.dtsi b/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
||
|
|
index 111111111111..222222222222 100644
|
||
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3588s.dtsi
|
||
|
|
@@ -2985,6 +2985,7 @@ hdptxphy_hdmi0: phy@fed60000 {
|
||
|
|
reg = <0x0 0xfed60000 0x0 0x2000>;
|
||
|
|
clocks = <&cru CLK_USB2PHY_HDPTXRXPHY_REF>, <&cru PCLK_HDPTX0>;
|
||
|
|
clock-names = "ref", "apb";
|
||
|
|
+ #clock-cells = <0>;
|
||
|
|
#phy-cells = <0>;
|
||
|
|
resets = <&cru SRST_HDPTX0>, <&cru SRST_P_HDPTX0>,
|
||
|
|
<&cru SRST_HDPTX0_INIT>, <&cru SRST_HDPTX0_CMN>,
|
||
|
|
--
|
||
|
|
Armbian
|
||
|
|
|